# Digital Electronics Symbols / Logic Gate Symbols

**Devices, components or electronic circuits** that perform operations based on two states (1 - 0) needed to obtain the logical decisions. Logic circuits are composed of digital elements such as **AND gate, OR gate, NOT gate** and other complex combinations of these same circuits.

Symbol | Description | Symbol | Description | |
---|---|---|---|---|

## Logic Gate Symbols, ANSI System |
||||

Logic gate AND gate |
Logic gate OR gate |
|||

Logic gate NAND gate |
Logic gate NOR gate |
|||

NAND logic gate tri-state | Logic gate OR exclusive XOR gate |
|||

Logic gate that functions AND and NAND | Logic gate NOR exclusive XNOR gate |
|||

Logic gate that functions OR and NOR | Equivalent to logic gate XNOR | |||

Logic buffer | Logic inverter NOT |
|||

Logic buffer tri-state | Logic buffer denied | |||

Differential | Logic driver | |||

## Logic Gate Symbols, British System (BS 3939) |
||||

Logic gate AND gate |
Logic gate OR gate |
|||

Logic gate AND gate |
Logic gate OR gate |
|||

Logic gate NAND gate |
Logic gate NOR gate |
|||

Logic gate NAND gate |
Logic gate NOR gate |
|||

Exclusive OR logic gate XOR gate |
Exclusive NOR logic gate XNOR gate |
|||

Buffer | Exclusive OR logic gate XOR gate |
|||

Logic inverter NOT |
Inverter Schmitt | |||

## Logic Gate Symbols, IEC System |
||||

Logic gate AND gate |
Logic gate OR gate |
|||

Logic gate NAND gate |
Logic gate NOR gate |
|||

Exclusive OR logic gate XOR gate |
Buffer | |||

Exclusive NOR logic gate XNOR gate |
Logic inverter NOT |
|||

## Logic Gate Symbols, DIN System |
||||

Logic gate AND gate |
Logic gate OR gate |
|||

Logic gate NAND gate |
Logic gate NOR gate |
|||

Logic gate XOR | Logic gate XNOR | |||

Logic gate XOR | Logic gate XNOR | |||

Logic Buffer | Logic inverter NOT gate |
|||

## Logic Gate Symbols, NEMA System |
||||

Logic gate AND gate |
Logic gate OR gate |
|||

Logic gate NAND gate |
Logic gate NOR gate |
|||

Logic inverter NOT |
Exclusive OR logic gate XOR gate |
|||

## Flip-Flop Symbols |
||||

SR Flip-Flop NAND asynchronous |
SR Flip-Flop NOR asynchronous |
|||

SR Flip-Flop NAND latch, asynchronous |
SR Flip-Flop NOR asynchronous |
|||

SR Flip-Flop SR synchronous |
SR Flip-Flop SR latch, synchronous |
|||

SR Flip-Flop Set Reset |
SR Flip-Flop Set Reset |
|||

JK Flip-Flop master / slave Activated by high level |
JK Flip-Flop master / slave Activated by low level |
|||

JK Flip-Flop Activated by the rising edge |
JK Flip-Flop Activated by the falling edge |
|||

JK Flip-Flop Activated by the falling edge |
JK Flip-Flop Generic symbolD Flip-Flop |
|||

D Flip-Flop Generic symbol |
D Flip-Flop | |||

D Flip-Flop Active for level |
D Flip-Flop Active Edge |
|||

D Flip-Flop Data / Delay |
D Flip-Flop Data / Delay |
|||

T Flip-Flop Toggle |
T Flip-Flop Toggle |
|||

T Flip-Flop Generic symbol |
||||

## Electronic Logic Circuit Symbols |
||||

Integrated circuit / IC Chip logic |
Memory Generic symbol |
|||

555 meter-chrono | 4 bit binary counter | |||

7-segment decoder | Decadic decimal coded binary counter, BCD | |||

Decadico counter with 10 outputs encoded | Decoder 1 to 4 | |||

DAC Analog to digital converter |
DAC Analog to digital converter |
|||

ADC Digital to Analog Converter |
Multiplexer | |||

Logic adder | Multiplexer, 2 in 1 out | |||

Semi-adder | Multiplexer, 4 inputs 1 output | |||

Central Processing Unit CPU |
1 input 4-output demultiplexer | |||

## Display Symbols |
||||

Display 7 segment LED | Alphanumeric indicator LED 5x7 e.g. letter A |
|||

16 segment alphanumeric display | ||||

## Symbols Programming Conventions |
||||

Programmable connection intact | Fixed connection | |||

No connection |